View on Github

dsPIC33CK support

dsPIC33CK family is a new generation of 16 bits MCU with DSP accelerator. Architecture and peripherals are similar to dsPIC33CH, the dual core version.

A lot of peripherals (UART, Timer...) are not compatible with others dsPIC ranges. Full support of drivers may needs additional time.

This family have variations of flash memory, pin count and CAN FD for 5XX subfamily.

Main features

Feature dsPIC33CK
Core 16 bits
Performance 100 DMIPS
Program memory 32kb - 256kb
Data memory 8 - 32kb
Pins 28-80

Common devices

Peripheral UART TMR OC IC I2C SPI CAN SENT CLC QEI PWM MCCP SCCP
dsPIC33CK MP10X 3 1 0 0 2 3 0 2 4 2 8 1 4
dsPIC33CK MP20X 3 1 0 0 3 3 0 2 4 2 8 1 8
dsPIC33CK MP50X 3 1 0 0 3 3 1 Fd 2 4 2 8 1 8

Devices list

44 devices on July 2018.

MP10X subfamily

Base device.

Compatible devices Program Data Pins
dsPIC33CK32MP102 33 kb 8 kb 28
dsPIC33CK64MP102 66 kb 8 kb 28
dsPIC33CK32MP103 33 kb 8 kb 40
dsPIC33CK64MP103 66 kb 8 kb 40
dsPIC33CK32MP105 33 kb 8 kb 48
dsPIC33CK64MP105 66 kb 8 kb 48

MP20X subfamily

Same functionalities of 10X with more peripherals (MCCP, I2C) and more analog inputs and functionalities.

Compatible devices Program Data Pins
dsPIC33CK32MP202 36 kb 8 kb 28
dsPIC33CK64MP202 66 kb 8 kb 28
dsPIC33CK128MP202 134 kb 16 kb 28
dsPIC33CK256MP202 269 kb 25 kb 28
dsPIC33CK32MP203 36 kb 8 kb 40
dsPIC33CK64MP203 66 kb 8 kb 40
dsPIC33CK128MP203 134 kb 16 kb 40
dsPIC33CK256MP203 269 kb 25 kb 40
dsPIC33CK32MP205 36 kb 8 kb 48
dsPIC33CK64MP205 66 kb 8 kb 48
dsPIC33CK128MP205 134 kb 16 kb 48
dsPIC33CK256MP205 269 kb 25 kb 48
dsPIC33CK32MP206 36 kb 8 kb 64
dsPIC33CK64MP206 66 kb 8 kb 64
dsPIC33CK128MP206 134 kb 16 kb 64
dsPIC33CK256MP206 269 kb 25 kb 64
dsPIC33CK64MP208 66 kb 8 kb 80
dsPIC33CK128MP208 134 kb 16 kb 80
dsPIC33CK256MP208 269 kb 25 kb 80

MP50X subfamily

Same functionalities of 20X plus CAN FD device.

Compatible devices Program Data Pins
dsPIC33CK32MP502 36 kb 8 kb 28
dsPIC33CK64MP502 66 kb 8 kb 28
dsPIC33CK128MP502 134 kb 16 kb 28
dsPIC33CK256MP502 269 kb 25 kb 28
dsPIC33CK32MP503 36 kb 8 kb 40
dsPIC33CK64MP503 66 kb 8 kb 40
dsPIC33CK128MP503 134 kb 16 kb 40
dsPIC33CK256MP503 269 kb 25 kb 40
dsPIC33CK32MP505 36 kb 8 kb 48
dsPIC33CK64MP505 66 kb 8 kb 48
dsPIC33CK128MP505 134 kb 16 kb 48
dsPIC33CK256MP505 269 kb 25 kb 48
dsPIC33CK32MP506 36 kb 8 kb 64
dsPIC33CK64MP506 66 kb 8 kb 64
dsPIC33CK128MP506 134 kb 16 kb 64
dsPIC33CK256MP506 269 kb 25 kb 64
dsPIC33CK64MP508 66 kb 8 kb 80
dsPIC33CK128MP508 134 kb 16 kb 80
dsPIC33CK256MP508 269 kb 25 kb 80

New set of peripherals

sysclock

A new PLL block appears in this line.

UART

Fully reviewed UART peripherals. Bits have quite similar name but not always in the same register. In addition to UxMODE and UxSTAT, we can found UxMODEH and UxSTATH. This new version adds also integrated hardware protocols handler.

Clock generation can be done from 4 differents sources of clock with a MUX and BRG have now a fractional mode.

Timer and SCCP

A surprising thing at the first view of global features of dsPIC33CH is the only one present timer. This one is quite similar to old ones. SCCP replace it.

SCCP peripherals are multi-functions. They can be one 32bits timer, two 16bits timers, an input capture, PWM or output capture.

CAN Fd

CAN Fd module is completely different of ECAN from dsPIC33E. A complete driver write needs to be done.

PWM

PWM modules are more precises and offers more functionalities. A complete driver write needs to be done.

IOs

A new interupt on change system are available, but still compatible with old drivers.